ULPD and CPTL Pull-Up Stages for Differential Cascode Voltage Switch Logic

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Differential Cascode Voltage Switch (DCVS) Strategies by CNTFET Technology for Standard Ternary Logic

Differential Cascode Voltage Switch (DCVS) is a well-known logic style, which constructs robust and reliable circuits. Two main strategies are studied in this paper to form static DCVS-based standard ternary fundamental logic components in digital electronics. While one of the strategies leads to fewer transistors, the other one has higher noise margin. New designs are simulated with HSPICE and...

متن کامل

Formal Design Procedures for Differential Cascode Voltage Switch with Pass Gate (dcvspg) Logic

In this paper, a formal design approach for the differential cascode voltage switch with pass gate (DCVSPG) logic is presented. This permits the design of any combinational logic function by the use of a k-map or by a modified QuineMcCluskey algorithm. The basic design approach used is based on pass logic and shows that a DCVSPG logic gate designed with minimum number of transistors may not alw...

متن کامل

Design and Implementation of Differential Cascode Voltage Switch with Pass-Gate (DCVSPG) Logic for H - Solid-State Circuits, IEEE Journal of

In this paper, a new high-speed circuit technique called differential cascode voltage switch with pass-gate (DCVSPG) logic tree is presented. The circuit technique is designed using a pass-gate logic tree in DCVSPG instead of the nMOS logic tree in the conventional DCVS circuit, which eliminates the floating node problem. By eliminating the floating node problem, the DCVSPG becomes a new type o...

متن کامل

LVDCSL: a high fan-in, high-performance, low-voltage differential current switch logic family

|In this paper we present a Low Voltage Diierential Current Switch Logic (LVDCSL) gate which is capable of achieving high performance for large fan-in gates. High fan-in is enabled by allowing large stacked NMOS tree heights using a pre-discharged NMOS tree, at the same time the power penalty of an increased number of internal nodes in the gate is mitigated by restricting internal node voltage ...

متن کامل

Cascode Circuits for Low-voltage and Low-current Applications

Different cascode circuits are investigated with regard to their suitability for low-voltage and low-current circuits. A generalized circuit representation is introduced and different cascode circuits are discussed with respect to their small-signal parameters as well as their associated dynamic output ranges. The output voltage ranges for saturation operation of the different cascode circuits ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Engineering

سال: 2013

ISSN: 2314-4904,2314-4912

DOI: 10.1155/2013/595296